JPH0430033B2 - - Google Patents

Info

Publication number
JPH0430033B2
JPH0430033B2 JP58117558A JP11755883A JPH0430033B2 JP H0430033 B2 JPH0430033 B2 JP H0430033B2 JP 58117558 A JP58117558 A JP 58117558A JP 11755883 A JP11755883 A JP 11755883A JP H0430033 B2 JPH0430033 B2 JP H0430033B2
Authority
JP
Japan
Prior art keywords
frame memory
row
pixels
column
address
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
JP58117558A
Other languages
English (en)
Japanese (ja)
Other versions
JPS607484A (ja
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed filed Critical
Priority to JP58117558A priority Critical patent/JPS607484A/ja
Publication of JPS607484A publication Critical patent/JPS607484A/ja
Publication of JPH0430033B2 publication Critical patent/JPH0430033B2/ja
Granted legal-status Critical Current

Links

Landscapes

  • Controls And Circuits For Display Device (AREA)
JP58117558A 1983-06-28 1983-06-28 グラフイツクデイスプレイ制御方法 Granted JPS607484A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP58117558A JPS607484A (ja) 1983-06-28 1983-06-28 グラフイツクデイスプレイ制御方法

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP58117558A JPS607484A (ja) 1983-06-28 1983-06-28 グラフイツクデイスプレイ制御方法

Publications (2)

Publication Number Publication Date
JPS607484A JPS607484A (ja) 1985-01-16
JPH0430033B2 true JPH0430033B2 (en]) 1992-05-20

Family

ID=14714786

Family Applications (1)

Application Number Title Priority Date Filing Date
JP58117558A Granted JPS607484A (ja) 1983-06-28 1983-06-28 グラフイツクデイスプレイ制御方法

Country Status (1)

Country Link
JP (1) JPS607484A (en])

Also Published As

Publication number Publication date
JPS607484A (ja) 1985-01-16

Similar Documents

Publication Publication Date Title
US4991110A (en) Graphics processor with staggered memory timing
EP0737956B1 (en) Frame memory device for graphics
JPH02208690A (ja) 表示メモリとそれを備えた画像処理装置
JPS6025794B2 (ja) カラ−図形表示装置
US4570161A (en) Raster scan digital display system
EP0525986B1 (en) Apparatus for fast copying between frame buffers in a double buffered output display system
US4591845A (en) Character and graphic signal generating apparatus
EP0225197B1 (en) Video display control circuit arrangement
JPS6261092A (ja) 表示装置
JPH0218594A (ja) 表示制御装置
JPH0782747B2 (ja) ランダムアクセスポートおよびシリアルアクセスポートを有するメモリアレイ
US5519413A (en) Method and apparatus for concurrently scanning and filling a memory
KR100297716B1 (ko) 높은멀티비트자유도의반도체메모리장치
JPH0430033B2 (en])
JPS6150318B2 (en])
JPH0361199B2 (en])
JPH08211849A (ja) 表示制御装置
JPH0118432B2 (en])
JPS6194090A (ja) グラフイツクデイスプレイ装置
JPS5822473A (ja) 画像処理装置
JPS58102982A (ja) 画像表示装置
JPH05297853A (ja) 表示制御装置
JPH04275592A (ja) 液晶表示装置
JPS6113288A (ja) 画像フレ−ム・メモリのアクセス制御回路
JPH0337025Y2 (en])